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ABSTRACT OF THE DISCLOSURE 
Digital approach ro detecting an out of frequency con- 
ditioa between Bn internal signal and an external signal 
and the generation of di'gital signals to bring the internal 
signal into synchronism with the external signal. 
The invention described herein was made by an em- 
ployee of the United S!ates Government and may be 
manufactured and us;d by or for the Government for 
governmental purposes without the payment of any royal- 
ties thereon or therefor. 
Tnis invention relates to frequency sensing and fre- 
quency correction systems and more particularly to a 
system for sensing signals and their frequency and to a 
system for synchronizing the signal frequcncy of a signal 
gzneratur wit? the frequency of an external signal. 
In many e'ettronic systems it is necessary to sense sig- 
nals and to synchronize t'he frequency of an internally 
gqnerated signal with the frequency of an externa1 signal. 
For example, in digital decoder systems it is necessary to 
generate a timing signal that is at the frequency of an 
incoming data sig7al. The generated timing signal may be 
uGized ro control the shifting of shift rcgistcrs, for ex- 
ample. Or, the timing signal can be used to provide 
sampling pukes fJr sampling the inccming data signal. 
In general. decoders process the data contained in the h- 
coming signal so that it can be read out ia an intelligible 
manner. That is, they process the signal so thar the sig- 
nal's data can be understood. 
In other receiving systems it is Eecessary that a signal 
generator generate a signal at the frequency of an in- 
coxiag signal so that the receiver can lock onto the in- 
coming signal. One such system is the well-known phase 
locked loop receiver. That system requires the internal 
generation of a synchronizing signal to synchronize the 
systcm wi?h the incoming data signal. 
The foregoing paragraphs have described two systems 
wherein a synchronous fining signal is necessary, how- 
ever, t h e  arc numerous other systems requiring syn- 
chronous timing signals. €fence, the invention is not li- 
mited to use in the foregoing systems. 
The prior srt has utilized numerous approaches for 
synchronizing an internally qeneroted signal wkh a signal 
from an external source. Generally, these systems have 
comprised a means for searching the incoming signal to 
determine its frequency. After this has been determined a 
control means is utilized to maintain the internally gen- 
erated signal at the frequency of the incoming signal. 
Hence, these systems require the use of a dual apparatus, 
one ro search the incoming si.gal to determine its fre- 
quency a id  a second to maintain the internally generated 
signal at the inccrming al's frequency. These systems 
have the disadvantage that abrupt changes in incoming 
signal frequency will destroy their ability to internally 
gerlerate the desired signal, Further, these systems are 
relatively complex, requiring numerous electronic sys- 
tems and subsystems for their successful operation. 
Another prior art approach has been to ulilize an ana- 
log tracking system for detecting differences between the 
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incoming signal and t'hc internally gcnerated signal and 
for varying the frcqueacy of the internally Eciieralcd sig- 
nal to bring it intc, synchronism with the incoming signal. 
These systems have the disadvantage of utilizing an aria- 
5 log approach which is less precise than B digital approach 
to signal control. 
Therefore, it is an object of th is  invention to provide a 
new and improved signal correction device. 
It is also an object of this invention to provide a new 
and improved apparatus for maintaining the frequency 
of an internally generatcd signal in synchronism with the 
frequency of an externally generated signal. 
It is a still further object of this invention to provide a 
new and improved apparatus for detecting when an in- 
l3 ternally generated signal is out of synchronism with an 
externally generated signal and for generating a pulse 
signal representing said out of synchronism condition. 
It is a still further object of this invention to provide a 
new a{d improved frequency correction device for detect- 
20 ing when an internally generated signal is out of syn- 
chronism with an externally generated signal; for gen- 
crating pulses representing whether the internally @en- 
erated signal is greater or less than the externally gc+ 
erated signal; and far utilizing said pu!ses to control Ihc 
25 internally generated signal to bring,it into frequency syn- 
chroiizm with said externally generated signal. 
Inherent in a device that can synchronize the frcqucncy 
of an internally generated signal with the frequency of an 
external signal is the ability to sense the prcscnce of the 
30 external signal. And, in some electronic enlironments it 
is desirable to be able to sense the presence or absence 
of a signal. For example, it is desirable to determine H hat 
line or lines of a plurality of lines pcssesses a signal. 
Therefore, ir is a still further object of this invenlion 
35 to  provide a new and improved apparatus fcr sensing the 
presence or absence of a frequency varying signal. 
In addition to the foregoing disadvontagcs, prior art 
systems have also suffered from the inability to dete3 the 
presence of and to synchronize with low level signak. 
40 That is, prior art devices have been unable ro track sig- 
nals that have voltage levels that are near the vo!trtge 
level of noise. - 
Hence, it is als&a? object of this invention to provide a 
new and improved apparatus for sensing low level sig- 
It is still another object of this invention to provide a 
new and improved apparatus for sensing low lcvel sig- 
nals and for synchronizing the frequency of an internally 
generated signal with the frequency of these low Icvcl 
signals. 
In accordance with a principle of the invention nn ex- 
ternally generated signal is sampled by a snmplinp 51s-  
tem at a rate dcrermined by the frequency of an intcrnally 
generated signal to determine if the frequency cf the in- 
65 ternally generated signal is the same as the frequency of 
the externally generated signal. If the 
internally generated signal is above Ihe 
externally generated signal the sampling S),<~CR? generates 
a pulse at one output. If the frequency of the internally 
generated signal is below the frequency of the externxlly 
generated signal then the sampling system gencrstrs B 
pulse at a second output. Hence, a systeni i.s provided f !v  
sampling an externally generated signal tind utilizing it  to 
generate pulses at one of two outputs. The output hwing 
the pulse is determined by the frequency relationship be- 
" tween the input signal and the external signal. Thc cut- 
puts from the sampling system are applied to the menns 
for generating the internal signal. The inputs to the in- 
ternal signal peneraring means from the sampliq syiyPtem 
are used to increase or decrease the frequency output of 
70 the internal signal generating means to bring it into syn- 
chronism with the frequency of the external signal. 
45 nais. 
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In accordance with a still further principle of the in- 
ven:ion the sampling system is divided into two sections; 
a primary sample section and a secondary sample section. 
The primary sample section samples the external signal 
once every halfcycle of the internally generated signal. 
If the internal and external signals are both at the same 
frequency, the primary section does not indicate an out 
of frequency condition. If the two signals are out of 
frequency the primary section generates a pulse output 
signal. While the primary sample determines whether 
there is an out of frequency condition, it does not deter- 
mine whether the frequency is above or below the inter- 
nally generated signal. The secondary section generates 
this information. The secondary section samples the signal 
at periods in between the primary samples and generates 
a pulse output that designates whether the internaIly 
generated signal is above or below the external signal in 
frequency. The outputs from the primary and secondary 
sampling sections are coupled together to generate pulses 
on “up” or “down” lines, These output lines are prefer- 
ably connvted to the internal signal generation means to 
increase or decrease its output signal frequeacy. 
It will be appreciated that the foregoing is a simple 
means for generating error pulses. These pulses indicate 
when an internally generated signal is out of frequency 
with an externally generated signal. Further, these pulses 
may be utilized to control an internal signal generating 
means to increase or decrease the frequency of its output 
signal in order to bring it into synchronism with the ex- 
ternally generatcd signal. 
In accordance with a still further principle of the inven- 
tion the pulses applied on the up and down lines are 
applied to a pair of counters and to the set and reset sides 
of a flipflop. The outputs from the flip-flop are connected 
to the reset inputs of the counters and the outputs from 
the counters are connected to inhibit the passage of pulses 
on the “up” and “down“ lines until the counters are full. 
In this manner a simple means is provided for &tin- 
guishiag a low level signal from noise. That is, a number 
of up or down pulses must be accumulated in the counters 
prior to pulse passage on the “up” and “down” lines. 
This accumulation wiIl only occur for a signal not for 
noise because noise will continuously set and reset the 
iiipflop to reset the counters. 
The foregoing objects and many of the attendant ad- 
vantages of this invention will become more readily ap- 
preciated as the same becomes better understood by ref- 
erence to the following detailed description when taken in 
conjunction with the accompanying drawings wherein: 
FIG. 1 is a block diagram of a preferred embodiment 
of the invention; 
FIG. 2 i s  a timing diagram of the sampling pulses of 
the invention; 
FIG. 3 is a timing diagram for the prima4 sampling 
section of the embodiment of the invention illustrated 
in FIG. 1 when t&e external signal i s  at  the same fre- 
quency as the internal signal but 90’ out of phase thore- 
with; 
FIG. 4 i s  a timing diagram of the primary sampling 
section for the embodiment of the invention illustrated 
in FIG. 1 when the external signal is at  the frequency 
of the internal signal but shifted in phase 180”; 
FIG. 5 is a timing diagram of the primary and second- 
ary s a m p k g  sections of the invention as illustrated in 
FIG. 1 wheathe frequency of the external signal is above 
the frequency of internal signal; 
FIG. 6 is a timing diagram of the primary and second- 
ary sampling sections of the invention when the frequency 
of the external signal is below the frequency of the inter- 
nal signal; 
FIG. 7 is a block diagram of a system for preventing 
noise from introducing errors into the embodiment illus- 
trated in FIG. 1; and 
FIG. 8 is a block diagram of a system for use with the 
4 .  
embodiment illustrated in f 1G. 1 to provide. a switching 
pulse if R signal is not present at the input. 
FIG. 1 is a block diagram illustrating one embodiment 
of the invention and comprises a voltage controlled oscil- 
6 lator 11, a timing section generally-indicated at 13 within 
dashed lines at the upper left nortion of &;he figure, a 
primary sampling section generally indicated at 15 within 
dashed lines to section 13’s right, and a secondaryasam- 
pling section generally indicated at 17 within dashed lines 
The timing sampling section comprises a first binary 
counter stage 21, a secondary binary counter stage 23, ‘a 
first two ioput AND gate 25, a second two input AND 
gate 27, a first differentiator 29, a secoad differentiator 
15 31, a third dinerentiator 33, and a first isverter 35. For 
ease of understanding the first and second binary counter 
stagcs are illustrated as 1)-1 and B-2, respectively; the 
first and second AND gates are illustrated as A-1 and 
A-2, respectively; the fiist, second, and third differenria- 
20 tors are illustrated as D-1, D-2, and D-3, respectively; 
and the first inverter is illustrated as 1-1. 13-1 has only 
a true output whereas B-2 has both a true and a com- 
plementary output. The true outputs are dezignated as X 
and the complementary output is designated as 3. Fur- 
28 ther, B-l and B-2 count down their input signals so (hat 
these outputs are at V5 the frequency of their inputs. 
Moreover, the differentiators only geilerate pulses for a 
rise in their input voltages not for a drop. 
The VCO is adapted to generate signals at four times 
a particular desired frequency. This frequency quadru- 
pling is necessary to provide timing pulses for operation 
of the primary and secondary sampling sections. The out- 
put from the VCO is connected to the input of B-1 which 
is a conventional binary network. The true output from 
35 B-1 is connected to one input of A-1, one input of A-2, 
the input of 1-1, the input of D-3, and the input of B-2. 
The true output of B-2 is connected to the second input 
of A-X and to the input of D-2. The complementary 
output of 5 2  is connected to an output terminal 67, t o  
FIG. 2 is a timing diagram of the timing section 13; 
the diagram is broken into a series of four periodic inter- 
vals BS viewed from left to right. These intervals are 
designated 0, 1, 2, and 3. The first line of FIG. 2 repre- 
*j sents the output of the VCO and is a series of binary 
signals. A complete signal exists in each of the four inter- 
vals. The second line is designated as B-l(X) and reprc- 
sents the true output of R-1. ”lais second line is also a 
binary signal, however, it is at one-half the frequency 
5o of the output from the VCO. Specifically, the line B-l(X) 
signal is at zero during the 0 and 2 intervals and is at a 
voltage condition during the 1 and 3 intervals. 
The output from El is the inversion of the output from 
B-1. Hence, the output from 1-1 is at zcro during the 
65 1 and 3 intervals and is at a voltage condition during 
the 0 and 2 intervals. 
The true output from B-2 is illustrated as B-2(x) in 
FIG. 2 and the complementary output from 5 2  is illus- 
trated as 52(’;;>. Both of the B-2 outputs are one-half 
the frequency of the inputs to 5 2  or at one-quarter of 
the frequency of the input to B-1; Hence, the outputs 
from 5 2  are at the same frequency as the input signal 
when the output of the VCO is four times the frequency 
The true output of B-2 or line B-2(x) is at zixo during 
the 0 and 1 intervals and is at a voltage condition during 
the 2 and 3 intervals. The complementary output of B-2 
or line B-2(y) is at zero during the 2 and 3 intervals and 
‘O is at a voltage condition during the 0 and 1 intervals. The 
outputs from 5 1  and B-2 provide the timing signals for 
the system when they are combined, differentiated or in- 
verted as herein described. 
The output from D-2 is the differential of the rise part 
Io at the figure’s lower portion. 
*O the second input of A-2 and to the input of D-1. 
08 of the hput  signal. 
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of the B-2(x) signal and is a pulse that occurs at the 
beginning of each 2 interval; the output from 14-1 is the 
combination of E-l(x) and B-2(3 and is a binary signal 
that occupies the 3 interval; the output from A-2 is the 
combination of B-l(x) and B-2(x) and is a binary signal 
, that occupies the 1 interval; and the output from D-3 is 
a series of pulses that occur at the beginning of each 1 
and each 3 interval. These outputs are represented on the 
appropriately titled lines in FIG. 2. Further, the outputs 
from A-1. A-2, D-1, and D-2 are connected to the,pri- 
mary sampling section 15 and the outputs from 1-1 and 
D-3 are connected to the secondary sampling section 17 
as hereinafter described. 
The primary sampling section 15 comprises a third 
two input AND gate 37, a fourth two input AND gate 39, 
a second inverter 41, a first flipflop 43, a second flipflop 
45, and a first exclusive OR gate 47. The third and fourth 
AND gates are designated as A-3 and A-4, respectively: 
the second inverter is designated as 1-2; the first and 
second flip-flop5 are designated as FF-1 and FF-2, re- 
spectiveiy; szd the first exclusive OR gate is designated 
as EOR-1 in FIG. 1. Only the true (X) outputs of FF-1 
and FF-2 are used. 
The output from D-1 of the timing section is connected 
to one input of A-3; similarly, the output from D-2 is 
connected to one input of A 4  The inpnt 65 to  the sys- 
tem from the ex:ernal signal source is connected through 
a clipper 49 to the second input of A-3 and to  the input of 
1-2. The output from 1-2 is connected to  the second input 
of A-4. The sutput from A-3 is connected to the set 
input of Mi-1 and the output from A-1 of the timing 
section is connected to the reset input of FF-1. Similarly, 
the output from A 4  is connected to the set input of FF-2 
and the output of A-2 of the timing section is connected 
to the reset input of FF-2. The true outcuts of FF-1 and 
FF-2 are connected to the inputs of EOR-1. 
1 The secondary sampling section comprises a fifth two 
input AND gate 51, a sixth two inpnt AND gate 53, a 
seventh AND gate SJ, an eighth AND gate SJ, a third 
inverter 19, a third flip-flop 61, and a second exclusive 
OR gate 63. The seventh and eighth AND gates are three 
inwt  AND gates. The fifth, sixth, seventh, and eQhth 
AND gates are designated as A&, A-6, A-7, and A-8, 
' rcspeciively; the third inverter is designated as 1-3; the 
third flip-flop is designated as FF-3; and the second ex- 
clusive OR gate is designated as EOR-2 in FIG. 1. Only 
the true ( x )  output of FF-3 is used. 
signal from the clipper 49 and the oufput from 
D-3 cf thtl timing section are connected to the two inputs 
of A-5: the output from 1-2 of the primary sampling 
section apd the output from D-3 of the timing section ane 
connected to the two inputs of A d .  The outgut from 
A-5 is connected to the set input of FF-3; and the output 
from A-6 is connected t o  the reset input of pF3. The 
tr:w out~ut  from FF-3 is cwnected to one input of 
EOR-2 and the oatput from FF-1 is cdmrected to the 
second input of EOR-2. The ontputs from EOR-1, EOR- 
2, and P-1 are connected to the three inputs of A-7. The 
output from EOR-2 is alsa connected to the fnptit of 
1-3. The output from 1-3, EOR-1, and 1-1 are connected 
to the three inguts of A-8. The outputs from A-7 and 
A 4  are the "increase" and "decrease" freqtlency pulse 
otitputs and are connected to the voltage conaoffed ascil- 
lator 11. 
'Generally, the system operatea 80 that the primary 
savple section samples the signal passed by the clipper 
once every half-cycle of the output signal as indicated at 
the curput terminal 67. la between these samplings the 
secondary sarnple section samples the signal passed by 
the c!ippr. This can be men from lines D-1, D-2, and 
D-3 of FIG. 2. Lines D-1 and D-2 represent the outputs 
from the differentiaton of the timing section oonnectnd 
to the primary sampling section 15. These outputs occur 
alternately, one output occurring during each four in- 
61, 
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terval cycle of the system's operation. Hence, the com- 
bined outputs of D-1 and D-2 create signals that occur 
once each half-cyclc. D-3 provides sampling signals that 
occur in between the D-I, D-2 signals; hence, D-3 con- 
trols the secondary sampling so that il secondary samplc 
is taken between each primary sample. 
In accordance with the theory of operation of the 
system, the primary samples are taken during the 0 and 
2 intervals. Because the second primary sample is 
taken of an inveried external signal, the outputs from 
FF-1 and FF-2 are tlie same during the sampling 
intcrvals if the frequency of the signal at the input 65 is 
t%e same as the frequency of the output signal at the 
ou!put terminal 67. Specifically, they could be at either 
a voltage condition or at a zero condition but in either 
case they are the saxe. Because they are the same there 
is no output from EOR-1 during the 0 and 2 intervals. 
However, if the frequency of the input signal and the out- 
put signal are different then the outputs from FF-1 and 
FF-2 are different during some of the 0 and 2 intervals. 
Specifically, one is at a zero condition and the other is 
at a voltage condition. When these differences occur 
there is ansoutput from EOR-1. It should be noted that 
the primary sampling section does not determine whether 
the frequency of the input signal is above or below the 
frequency of the output signal, it only detemiaees that 
there is a difference. The secondary sampling section de- 
termines whether the input signal is above or below the 
output signal. 
The secondary sampling occurs during the 1 and 3 in- 
tervals. It is compared with the output of FF-1 to deter- 
mine if the frequency of the incoming signal is above or 
below the frequency of the output signal. Specifically, the 
secondary sample pulses control a pair of AND gates con- 
nected separately to the incoming signal and an inverted 
incoming signal. The outputs of the AND gates are sepa- 
rately connected to the set and reset sides of a third flip- 
flop during the sampling intervals. The output of the third 
Aipttop is comparsd with the output of the first fiip-flop in 
EOR-2. The output from EOR-2 during the 0 and 2 in- 
tervals hdica:es whether the frequency of the incoming 
signal i s  above or below the frequency of the output 
signat 
To more fully understand the operation of the inven- 
tion the following discussion of various frequency rela- 
tionships between the incoming signal and the output 
signal is presented. FIGS. 3, 4, 5, and 6 are timing dia- 
grams for the appropriate portions of the primary and 
secondary sampling sections. 
FIG. 3 is a timizg diagram illustrating that there i s  
no output from the primary sampling section when the 
input signal is at the same frequency as the signal from 
the output but 90' out of phase therewith. Specifically, 
this input signal is represented as the input line; it is at 
the same frequency as the output. That is, it goes through 
a complete cycle in exactly four intervals. There is no 
output from A-3 bec2u.e at no time does the primary 
sampling signal from D-1 coincide with the input signal. 
That is, the sarnpllng signal IS1 WGUB at the beginning 
of the 0 interval; however, the input signal is only posi- 
tive during the 1 and 2 intervals. Hence, there is no out- 
put from A-3 and FF-1 is never set. Moreover, there is 
no autput from A-4 because there is w coincidence be- 
tween its inputs from D-2 and 1-1. The D-2 timing pulse 
occurs et the beginnin!! of the 2 interval whereas the 1-1 
outpltt occurs during the 0 and 3 intervals (i.e., it is the 
inversion of the input signal). Hence, FF-2 is never set. 
Therefore, there is no time interval during which there 
are opposite signals from PF-1 and FF-2. 
Because there is no time interval during which the outr 
puts from FF-1 and FF-2 are m e r e n t  there is never an 
output from EOR-1. EOR-1 is connected to  the three 
input AND gates, hence, WR-1 prevents any output 
from passing through those gates. Moreover, even if the 
secondary sampling section generates an output, EOR-I 
3,361,985 
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prevcnts Ihcir being applied to the VCO. It will be a p  line EOR-1 of FIG. 5 it will be appreciated that at vari- 
prcciaicd that under this condition c f  frequency synchro- ous times signals exist from EOR-1 during the 0 and 2 
nism the VCO does not receive pulscs telling to change intctvals. 
frequency. Because outputs from EOR-1 exist.during the 0 and 2 
FIG. 4 is a timing diagram representing the condi- 5 intervals they indicate that there is a frequency differenm, 
tion wherein the input signal is at the same frequency hence, it is necessary to analyze the secondary sampling 
as the output signal but 180" out of phase therewith. section to determine if it generAtes an output signal to 
The input signal illustrated in FIG. 4 is at a voltage pass through either pate A-7 or gate A-8. A-5 combines 
condition during the 0 and 1 intervals and at zero during pulses frcm D-3 and the input signal to generate the signal 
the 2 and 3 intervals; therefore, there is a voltage coin- illustrated as line A-5 of FIG. 5 .  A 4  combines pulses , 
cidence bctwecn the I3-1 sampling pulse (FIG. 2) and from D-3 and 1-2 to generate the output signal illus- 
the inpiit Jignal. ?his coincidence occurs a t  the beginning tratzd as line A 4  of FIG. 5. The output from A-5 sets 
of each 0 interval and provides an output pulse from A 4  FF-3 and the output from A 4  resets FF-3 to cause 
at that interval. The output from 1-2 is the inversion of the the output signal from FF-3 illustrated as line F F 3  of 
input signal and is at a voltage condition during the 2 15 FIG. 5.  This output is compared with the output from 
and 3 intervals and at  zero during the 0 and 1 intervals. F-1 in EOR-2 to generate the line EOR-2 signal, The 
Hence, there is also voltage coincidence between the tim- outputs from EOR-2, EOR-1 and El are compared in A- 
ink! pulses from D-2 and the signal from 1-2. This CO- 7 to generate a series of pulses as represented by line A-7 
incidencg provides an output pulse from A 4  at the of FIG. 5. These pulses are applied to  the VCO. In addi- 
beginning of each 2 interval. The pulses from A 3  and 20 tion, FIG. 5 i!lustrates that the output from 1-3 applied 
A 4  set FF-1 and FF-2, respectively. The output from to A-8 is never coincident with the output signals from 
FF-1 is on for the 0, 1, and 2 intervals and is triggered 1-1 and EOR-1 also applicd to  A-8. Hence, A-8 never 
0% during the 3 interval by the output from A-1. The generates an output signal. In conclusion, the pulse Out- 
OutPtIt from FF-2 is on during the 2,3,  and 0 intervals and put from A-7 tells the vC0 that the output frequency 
is triggered off during the 1 iotfrval by A-2. "he outputs 25 is below that of the frequency of the input signal. Hence, 
from FF-1 and FF-2 are applied to EOR-1. the frequency of the output from the VCO can be in- 
Because EOR-1 only generates an output when there creased by any suitable electronic means such as integrat- 
is a difierence between its input sign&, it generates a ing the pulses from A-7, for example. It will continue to  
zero signal during the 0 and 2 intervals and a voltage increased until the desired frequency coincident con- 
simal during the 1 and 3 intervals. This is represented as 30 dition occurs. At this condition the output signal will be 
line FOR-1 in FIG. 4. Noting from FIG. 2 that because at the same frequency as the incoming signal and no 
the output from 1-1 is Zero during the 0 and 2 intervals; further pulses will be passed by A-7, This is the condi- 
and that because the outputs from 1-1 and EOR-1 are tio% illustrated with respect to FIGS. 2, 3, and 4 and dis- 
connected to the inputs of A-7 and A-8; it is apparent cussed above. 
that A-7 and A-8 FIG. 6 is a timing chart for the condition where the 
"is ,a zero signal applied to A-7 and A-8 during all of frequency of the input signal is below the frequency of the 
the four intervals. Hence, regardless of the output of output signal. For ease of illustration the period of the 
EOR-2, A-7 and A-8 do not have outputs. Thecefore, jnwt signal illustrated in FIG. 6 is equal to 1% periods 
even though there is a 180' phase shift between the fre- of the output signal. The comparison in A-3 between the 
quency of the input signal and the frequency of the Out- 40 input signal and the timing signal from D-1 causes a 
put signat they are at  the same frequency and b u s e  signal of the type illustrated on lime A-3. Similarly, a 
they are at the same frequency there are no PUlSeS applied comparison in A-4 of the output from 1-2 and the timing 
by A-7 and A-8 to VCO to change its output fre- pulses from ~2 causes a signal of the type illustrated on 
quency. line A-4 of FIG. 6. As discussed above these signals set 
It will be appreciated from the f o e g o b  that when 45 FF-1 and FF-2 which are reset by A-1 and A-2, respec- 
there is frequency synchronism between the input signal tively. The outputs from the flip-flops are illustrated On 
and the output Signal there Wilt be no outputs from A-7 lines FF-1 and FF-2 of FIG. 6. These output signals are 
or A 4  to cause a frequency change in the output from compamd in EOR-1 to cause an output signal from EOR-1 
the VCO. T h i s  concIusion is true even if there is a phase of the type illustrated on line EOR-1 of FIG. 6. It is to be 
ditference between the two signals. However, as herein- 80 noted that an output from EOR-1 occurs during some of 
is a frequency difference between the input Sigad and and A-8 during the 0 and 2 intervals to indicate that 
the output signal a p d ~ e  is applied by either A-7 or there is an out of frequency condition occurring. 
4-8 (depending upon whether the frequenzy is above or The output from A-5 is a combination of the fEJ 
below the output signal) to  &me$ the frq*W' Of the 65 sign4 and the input signal and is illustrated on line A-5. 
signal output from the VCO. The output from A-6 is a combination of the D-3 and 
s i d  &e 1-2 signals as is illustrated on line A-6 of FIG. 6. 
fi.eWenCY is Water  than the frequency of the output sig- These gates set and reset FF-3 to generate an output 
nal. By way of example, the period of the input S b P l  i l h -  illustrated by line FF-3 of FIG. 6. The output from 
trated in FIG. 5 is three-fourths Of the p e r i d  of thS 80 F F - ~  is combined with the output from FF-1 in EOR-2 
output signal. Coincidence O E C U ~  between the output to generate the Output signal EOR-2 of FIG. 6. The out- 
from Iz1 and the input Signal during Certain intervals put from P X ) R - ~  is inverted in 1-3. When the outputs 
best represented by line A-3 Of FIG. 5. Further, the Out* from ~ 0 ~ 4 ,  EOR-1, and 1-1 are AND gated in A-7 put from 1-2 and the sampling pulses from D-2 provide 
coincidence during certain periods as represented by ,Le no output signal occurs. However, when the output from 
signal by line F F - ~  and AA triggers m-2 gate A-8 an output signal of the tYP represented by line 
signals combined jn EOR-1 and generate an output to tell it tO decrease the Output frequency so that it will 
signal represented by lime EOR-1. It will be appreciated 70 coincide with the input frequency. 
Therefore, the output from A-7 tells the VCO to in- from the discussion of FIG. 4 that an output from EOR-1 
only passes through A-7 or A-8 if a signal exists during crease its frequency to cause synchronism, and the output 
the time the output from 1-2 exists (intervals 0 and 2). from A-8 tells the VCO to decrease its frequency to cause 
In  addition, there must be an output from either EOR-2 synchronism. In this manner the VCO is informed when 
or 1-3 before A-7 or A 4  pass output pulses. Viewing 75 the output Signal is out of frequency with the input Sisnal 
have outputs. Specifically, there 35 
' 
after described with r~SPeCt o FIGS. 5 and 6 when there the 0 and 2 intenah. Hence, it applies a signal to A-7 
FIG. 5 represents the condition wherein the 
A4 of FIG. 5. A-3 triggers FF-1 to give an 
to give an output signa1 represented by fine FF.4 These 
O5 1-3 is AND gated with the 1-1 and EOR-1 OutPts in 
A-8 OCCUrs. This output simal is applied to the vco 
3,361,985 
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and whether the output signal frequency is above or output from C-2 gates A-11 “on,” The output from C-2 
below the frequency of the input signal. at this point also inhibits to prevent any more 
It will be appreciated that the foregoing has described pulses from being applied to (2-2. Thereafter any more 
8 simple system for detecting when an internally p n -  pulses from A-7 are passed through A-11 and appl id  
erated signal (that generated by the VCO and counted to the VCO in the manner hereinbefore described. Sim- 
down by B-1 and B-2) is out of frequency coincidence ilarly, if A-8 is passing pulses they operate to fill C-1. 
with an external signal (the input signal) and for pro- . However, if during the reception of the eight A-1 
viding pulses which can be utilized by the internal signal pulses one A% pu!se had been received no A-7 pulses 
generating means to  cause it to increase or decrease its would have passed through A-11. That is, an A-8 pulse 
output frequency as desired. resets FF-4. Resetting FF-4 generates an x output pulse 
While the embodiment of the invention illustrated in that passes through D-5 and OR-1 to the reset inputs of 
FIG. 1 operates satisfactorily for a clear input signal, it C-1 and C-2. Hence, one A-8 pulse resets C-2 and, be- 
will not operate ns satisfactorily as desirable if the input fore A-7 pulses cnn pass through A-ll, eight more A-7 
signal i 9  low level and mixed with noise. Specifically, tho pulses must arrive to fill C-2. In this manner the system 
noise causes alternate outputs from A-7 and A-8, these 1B illustrated in FIG. 7 determines whether there is an 
outputs are fake outputs and cause the system to hunt actual signal at input 65 or whether its input is just noise. 
thereby preventing the correct operation of the system. That is, because noise is random FF-4 would be con- 
FIG. 7 illustrates, in block diagram form, an apparatus stantly receiving pulses from A-7 and A-8. These pulses 
for preventing noise from inhibiting the correct operation wauid set and reset FF-4 to provide reset pulses to C-1 
of the invention. 20 and C-2 and prevent them from accumulating eight 
FIG. 7 comprises a fourth flip-flop 71, a fourth differen- pulses. 
tiator 73, a fifth differelltiator 75, a first two input OR It should be noted that an eight stage C-1 and C-2 
gate 77, a ninth two input AND gate 79, a tenth two input ccunter is only by way of example and that any number 
AND gate 81, an eleventh two input AND gate 83, a of stages could be used. It is only necessary that the num- 
twelfth two inpit AND gate 85, a fourth inverter 87, 25 ber of stages be sumcient to prevent noise from causing 
a fifth inverter 89, a first counter 91 and a second cotlnter the generation of erroneous pulses. 
93. The fourth flipflop is illustrated as FF-4; the fourth In some sitnations it is desirable to use the invention 
and fifth differentiators are illustrated as D-4 and D-5, to determice whkh line of a plurality of lines contains a 
respectively; the first OR gate is illustrated as OR-1; the signal. FIG. 8 il!ustrstes additional elements that, when 
ninth, tenth, eleventh and twelfth AND gates are illus- 30 added to FIGS. 1 and 7, accomplish this result. Spe- 
trated as A-9, A-10, A-ll, and A-12, respectively; tbe cifically tb:! FIG. 8 system provides an automatic switch- 
fourth and fifth inverters are illustrated as 1-4 and 1-5, ing pulse when a signal is not on the line connected to 
Rspectively; and the first and second counters are illus- the input terminal 65 of FIG. 1. 
t:a!ed as C-1 and C-2, respectively. The system illustrated in FIG. 8 comprises seven binary 
The system illustrated in FIG. 7 is adapted to be con- 35 stages 101, 103, 105, 107, 109, and 111, and a differenti- 
nec‘ed between tbe outputs of A-7 and A-8 and the ator 115. The seven stages are illustrated as S-1, S-2, 
VCO. The set input of FF-4, one input of A-la, and one S-3, v, S-5, Sa, and S-7, respectively, and the dif- 
input of A-11 are connected to the output of A-7. The ferentiator is illustrated as D-6. The input to S-$ is 
reset input of FF-4, one input of A-9, and one input d adapted to be connected to  the output of OR-1 of FIG., 
A-10 are connected to the output of A-8. The true (X) 40 7. $1, S-2, 5-3, and $-4 are connected in series and 
output of FF-4 i s  connected to the input of 0-4 and the the output of S-4 is connected to an output terminal 117, 
false (x) output of FF-4 is connected to  the input of S-5, Sa, and S-7 are also connected in series. The input 
D-5. The outputs of D-4 and D-5 are connected to the t o  S-5 is adapted for connection to the X output of B-2 
dual inpuis of OR-1. of FIG. 1. The output of 5-7 is connected through D-6 
C-1. Similarly, the output of A-10 is  connected to the The system illustrated in FIG. 8 is designed to provide 
signal input of C-2. The output of OR-1 is c m e c i e d  to  a race between the pulse outputs of OR-1 and B-2. If 
the rcset inputs of C-1 and C-2. The output of C-1 is the pulses from OR-1 reach the output terminal 117 
connected to the second input of A-12 and through I 4  before the pulses from €3-2 reach D-6 and the reset termi- 
to  the second input of A-9. The output of C-2 is con- 60 nals of S-I, S-2, and S-3 then noise is on the input- 
nected to the second input of A-11 and through I-§ to not a signal. Vice versa indicates a signal. Specifically, 
the second input of A-10. The outputs of A-11 and random noise will cause FF-4 to flip back and forth in 
A-12 are adapted for connection to  the VCO as substi- a rapid manner, much more rapidly than the rate of pulses 
tutes for A-’7 and A-8, respectively. from J3-2, hence these pulses will reach the output termi- 
The apparatus illustrated in FIG. 7 i s  designed to ac- 65 nal prior to S.1, S-2. and 53 being reset by pulses 
cumulate the pulses from A-7 and A-8 to  determine if from B-2. However, if a signal is at the input terminal 
a signal is being received at the input terminal 65 or if 65 then FF-4 will either never switch its output or it 
only noise is being received at the input terminal. Spe- will only do so over a long period of time, In this cast? 
cifically, assuming the counters E 1  and C-2 are eight the B-2 pulses will reset S-1, 5.2, and S.3 before a pulse 
stage counters, eight input pulses from A-7 or A-8 with- reaches terminal 117. 
out a pulse from the other gate must occur before an Pulses at terminal 117 can be coupled to an automatic 
output from A-il or A-12 occurs. Mom s p e e k l l y ,  if  switching means (not shown) to switch the input fiom 
A-7 is passing pulses, its first pulse sets FF-4 and resefs one line to another to determine which line carries a sig- 
C-1 and C-2 by the X output of F F 4  passing through nal. Obviously, means must be provided t o  reset S-1 
D-4 and OR-1. This first pulse will not pass throug3 66 through S-7 every time line switching occurs; this may 
A-11 because A-11 doas not have a second input, ie., be done in any convenient, well known manner. 
it is inhibitcd. The second input pulse maintains FF-4 While the hereinabove described invention has found 
set and passes into the first stage of C-2. The second targe use in the tracking of incoming data simals it will 
pulse does not pass through A-11 because the second be appreciated that it has use in other environments. For 
input (which is the last stage output of C-2) still inhibits 70 example, a system for determining whether an internally 
A-11. It should be noted that A-10 is nbt inhibited by the generated signal is at the frequency of an externally gen- 
ou!put of C-2, because 1-5 inverts the C-2 output applied erated signal can be utilized in a device for determining 
to it, Le. it ga?es A-10 “on.” the frequency of an externally generated signal by coup- 
Eight pulses from A-7 are accumulated in C-2 before ling the systems to adequate meters or frequency indicat- 
a pulse Fasses through A-11 because at that point the 76 ing devices. Further, as described with respect to FIG. 8 
The output of A-9 is connected to the signal input of 45 to the reset inputs of S-1, S-2, and s3. 
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5. Apparatus as claimed in claim 4 wherein said SEC* 
fifth and sixth two input AND gates and scventh and 
a third inverter; 
a third flipflop; 
a spoond two input exclusive OR gate; 
the output from said third differentiator connected to 
one input of said fifth and sixth AND gates; 
the second input to said fifth AND gate adapted to re- 
ceive said external signal and the second input to 
said sixth AlND gate connected to the output of said 
second inverter; 
the output from said fifth AND gate connected to  the 
set input of said third flip-flop and the output from 
said sixth AND gate connected to  the reset input 
of said third flip-flop; 
the output from said third flip-flop and the output 
from said fl& flip-flop connected to the two inputs 
of said second exclusive OR gate; 
the output from said first exclusive OR gate connected 
to one input of each of the seventh and eighth AND 
gates; 
the output from said second exclusive OR gate con- 
nected to one input of the seventh AND gate and to 
the input of the third inverter; 
the output from said third inverter connected to  the 
second input of the eighth AND gate; 
the output from said first inverter connected to the third 
input of said seventh and eighth AND gates; and 
the outputs from said seventh and eighth AND gates 
adapted for connection to  said signal generating de- 
vice. 
6. Apparatus as claimed in claim 5 including: 
a clipper ciEuit; and 
said clipper connected between said input terminal and 
said tbird AzND gate, said fifth AND gate, and said 
second inverter. 
7. Apparatus as claimed in claim 6 including a voltage 
8. Apparatus as claimed in claim 1 wherein: 
said secondary sampling means generates pulses indica- 
tive of frequency differences between the output of 
said signal generating device and said external sig- 
nal; and 
including control means in circuit between said samp 
ling means and said signal generating device for con- 
trolling the frequency thereof in response to  said 
pulses. 
9. Apparatus as claimed in claim 8 wherein said con- 
pulse accumulating meam far applying control signals 
10. Apparatus as claimed in claim 9 and wherein said 
counting means and inhibit means operable to  apply 
control signals to said signal generating means only 
in response to the accumulation of a predetermined 
11. Apparatus as claimed in claim 10 and further in- 
selections means responsive to said secondary s a m g  
ling means operable to select an external signal hav- 
ing a periodic component. 
12. Apparatus as claimed in claim 11 wherein said se- 
lection means includes: 
a fourth flipflop; 
fourth and fifth differentiaton; 
a first two input OR gate; 
ninth, tenth, eleventh, and twelfth two input AND 
fourth and fifth inverters; 
first and second counters; 
the outpat of said seventh AND gate connected to the 
11 
a system of this nature can be sequentially connected to 
a plurality of signal lines to determine whether a signal 
exists or does not exist on any individual line. Then, the 
sFtem can be used to determine the frequency of the 
signal. Hence, the invention can be practiced otherwise 5 
than as specifically described herein. 
ondary sampling means comprises: 
eighth three input AND gates; 
What is claimed is: 
1. Apparatus of the type described comprising: 
timing means connected to the output of a signal gen- 
erating device for generating primary and secondary 10 
sets of timing signals; 
primary sampling means connected to said timing means 
to receive the primary timing signals from said tim- 
ing means for sampling external signals a t  predeter- 
mined intervals to determine if an external signal 15 
is out of synchronism with said signal from said 
signal generating device; and 
secondary sampling means connected to said timing 
means to receive the secondary timing signals from 
said timing means for sampling said external signal 20 
at predetermined intervals to determine whether said 
external signal is above or below the frequency of 
the signal generated by said signal generating device. 
2. Apparatus as claimed in claim 1 wherein said tim- 
binary counting means connected to the output of said 
signal generating device for counting down the out- 
put frequency from said signal generating device to 
generate signals at one-half and one-fourth the fre- 
quency of the output of said signal generating device. 30 
3. Apparatus as claimed in 2 wherein said binary count- 
ing means includes first and second countdown binary 
counters and wherein said timing means also includes: 
first and second two input AND gates; 
first, second, and third differentiator circuits; 35 an input terminal; 
a first inverter; 
the output of said signal generating device connected 
to the input of said first binary counter; 
the true output of said first binary counter connected 
to  the input of said second binary counter, one input 40 
of said first AND gate, one input of said second 
AND gate, the input of said third differentiator, and 
the input of said first inverter; 
the true output of said second binary counter Eon- 
nected to the second input of said first AND gate 45 
and the input of said second differentiator; and 
the wmpkmentary output of said second binary con- 
nected to the second input of said second AND gate 
and to the input of said first differentiator. 
4. Apparatus as claimed in claim 3 wherein said pri- 50 
third and fourth two input AND gates; 
a second inverter; 
first and second flip-fiops; 
first two input exclusive OR gate; 
the input to said second inverter and one input of said 
third AND gate adapted to receive said external 
signal; 
the output from said first differentiator connected to 
the second input of said third AND gate; 
the output from said second inverter connected to one 
input of said fourth AND gate; 
the output from said second differentiator connected to 
the second input of said fourth AND gate; 
the output from said third AND gate connected to the O5 
set input of said first flip-ffop and the output from 
said fourth AND gate connected t o  the set input 
of said second flip4iop; 
the ouIput from said first AND gate connected to the 
reset input of said first flip-flop and the output from T o  
said second AND gate connected to the reset input 
of said second flipflop; and 
the outputs from said first and second flip-flops con- 
nected to  the two inputs of said first exclusive OR 
gate. 
ing means includes: 25 
conholled oscillator as said signal generating device. 
mary sampling means comprises: 
trol means includes: 
to said signal generating device. 
85 
pulse accumulting means includes: 
60 number of successive pu~ses. 
cluding: 
1 
gates; 
75 
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set input of said fourth fliflop to one input of said 
tenth AND gate, and to one input of said eleventh 
AND gate; 
the output of said eighth AND gate connacted to the 
rest  input of said fourth flip-flop, tG one input of 6 
. the ninth AND gate, and to one input of the twelfth 
AND gate; 
the true output of said fourth flip-llop connected 
through said fourth differentiator to one input of 
said first OR gate and the complementary output of 
said fourth flip-flop connected through said fifth dif- 
ferentiator to the second input of said first OR gate; 
the output of said first OR gate conneted to the reset 
inputs of said first and second counters; 
the output of said first counter conneeted to the second 16 
input of said twelfth AND gate and through said 
fourth inverter to the second input of said ninth 
AND gate; 
the output of said second counter connected to the see 
ond input of said eleventh AND gate and through 20 
said fifth inverter to the m u d  input of said tenth 
AND gate; 
* 14 
the output of said,ninth AND gate connected to the 
the output of said tenth AND gate connected to the 
13. Apparatus as claimed in claim 12 including: 
seven binary counter stages; 
a sixth dBerentiator; 
an output terminal; 
said first, second, third and fourth binary counter 
stages connected in series between the output of 
said first OR gate and said output terminal; 
said fifth, sixth and seventh binary counter stages con- 
nected in series between the output true output of 
said first countdown binary counter and the input of 
said sixth differentiator; and 
the output of said sixth differentiator connected to the 
reset input of said first, second, and third binary 
counter stages. 
input of said first counter; and 
input of said second counter. 
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